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Frequency Response of Top-Gated Carbon
Nanotube Field-Effect Transistors
Dinkar V. Singh, Keith A. Jenkins, Senior Member, IEEE, J. Appenzeller, D. Neumayer, Alfred Grill, and
H.-S. Philip Wong, Fellow, IEEE
Abstract—The ac performance of carbon nanotube field-ef-
fect transistors (CNFETs) has been characterized using two
approaches involving: 1) time- and 2) frequency-domain measure-
ments. A high input impedance measurement system was used to
demonstrate time-domain switching of CNFETs at frequencies up
to 100 kHz. The low level of signal crosstalk in CNFETs fabricated
on quartz substrates enabled frequency-domain measurements
of the ac response of CNFETs in the megahertz range, over five
orders of magnitude higher in frequency than previously reported
ac measurements of CNFET devices.
Index Terms—AC measurement, carbon nanotube (CN), high
frequency.
I. INTRODUCTION
RECENT progress in engineering carbon nanotubefield-effect transistors (CNFETs) has resulted in CN-
FETs with excellent dc characteristics [1], [2], making them
promising candidates for future nanoelectronics technologies.
The excellent transport properties in carbon nanotubes (CNs),
attributed in part to the suppressed carrier scattering rates in
one-dimensional (1-D) systems results in high mobilities and
long scattering lengths (on the order of several micrometers)
[3]–[5]. Additionally, identical energy dispersion curves for the
conduction and valence bands imply similar electron and hole
effective masses and results in high performance for both n-
and p-type CNFETs [6]. This is an advantage over conventional
CMOS where the higher effective mass of holes compared
to electrons degrades p-MOSFET performance compared to
n-MOSFETs. However, despite the tremendous interest in
CNFET devices for future circuit applications, there has been
no direct demonstration that they operate at frequencies in
excess of a few hundred hertz [7]. It is, therefore, vital to
experimentally demonstrate high switching speeds in CNFETs.
The measurement of the frequency response of such narrow-
width devices cannot use conventional methods. -parameter
measurements with a network analyzer are not possible because
the parasitic probe pad capacitance is much larger than the in-
trinsic device capacitance and because of the small magnitude
of the signal generated by a single-tube CNFET in a 50- in-
strument. Since -parameter measurements use the small-signal
swing, the measured signal is too small even for CNFETs with
maximum drain currents of the order of 10 A. Similarly, transit
time measurements with a high bandwidth system [8] are not
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Fig. 1. Schematic device cross section of a top-gated CNFET used in this
study.
possible because the signal is far below the measurement noise
of oscilloscopes. Traditional circuits such as ring oscillators are
difficult to fabricate due to the inability to place nanotubes at
specific locations and orientations. In order to circumvent these
problems, two different approaches were adopted, which are:
1) time-domain measurements using a high-impedance mea-
surement system, which allows the measurement of small cur-
rents, but limits the bandwidth and 2) large-signal frequency-
domain measurements using a spectrum analyzer. This study
represents the first direct ac measurements of CNFET opera-
tion at frequencies as high as 100 MHz [9]. The methodology
described in this paper is generally applicable to molecular tran-
sistors and nanowire transistors [10] where the individual con-
ducting channel (e.g., a molecule) has a small conductance.
II. DEVICE FABRICATION
CNFETs were fabricated on substrates comprising: 1) thick
100-nm SiO –Si and 2) quartz. CNs grown by laser ablation
[11] were dispersed from a 1,2-dichloroethane solution by spin-
ning onto the substrate. An atomic force microscopy image con-
firmed the presence of well-dispersed single-wall CNs, as well
as small bundles of tubes. Ti source–drain contact pads with a
spacing of 300 nm were then defined by electron beam lithog-
raphy and liftoff. The top gate dielectric comprising 10 nm of
SiO was deposited by low pressure chemical vapor deposition
at 300 C prior to patterning Ti gate electrodes. Finally, via-
holes were etched to contact the source and drain pads. Fig. 1
shows a schematic cross section of a CNFET after complete fab-
rication. The contact pads are compatible with microwave probe
geometry.
Since CNFETs are Schottky-barrier field-effect transistors
(FETs) [12], [13], it is essential to be able to effectively mod-
ulate the barrier profile at the CN–metal interface in order to
turn the device on. To ensure strong modulation of the Schottky
barrier at the metal–CN interface, the gate electrode overlaps
the source–drain contact electrodes, as shown in Fig. 1. Note
that these transistors work in the enhancement mode and cannot
1536-125X/04$20.00 © 2004 IEEE
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Fig. 2. Transfer characteristics of a CNFET measured after: (a) source–drain
formation using the p substrate as a back gate and (b) complete fabrication
using the top gate.
be operated without gate control in the contact area. In order to
minimize parasitic capacitances associated with the gate–drain/
gate–source overlap, e-beam lithography was used to define
the gates, ensuring that the gate–source/gate–drain overlap was
50 nm. In the case of the quartz substrates, a dual layer com-
prising 10-nm-thick aluminum on polymethyl–methacrylate
(PMMA) resist was used to expose the features. The use of a
thin Al layer on top of the PMMA resist layer minimizes the
impact of substrate charging on e-beam lithography, which can
be quite severe for insulating substrates such as quartz.
III. TIME-DOMAIN MEASUREMENTS
A. DC Electrical Characterization
Time-domain measurements were performed on devices fab-
ricated on substrates comprising 100 nm of SiO Si. During
fabrication, dc electrical characterization of the CNFETs was
performed subsequent to source–drain formation, utilizing the
heavily doped substrate as a back gate. The back-gated CN-
FETs exhibited p-type characteristics, as shown in Fig. 2(a).
It is evident from Fig. 2(a) that the tubes have high drive cur-
rent and low off state currents. However, subsequent to forming
the top-gated structures, the devices showed ambipolar charac-
teristics [14] with larger drive currents for electron (compared
to hole) injection, as shown in Fig. 2(b). The dc output char-
acteristics of a typical top-gated CNFET after complete fab-
rication are shown in Fig. 3. The transformation from p-type
to ambipolar characteristics indicates that Schottky barriers at
the CN–metal interfaces strongly influence device operation.
For a given band lineup at the metal–CN interface, bulk doping
introduced into the tube during processing cannot explain the
larger drive currents for electrons compared to holes. While bulk
doping in the tube will strongly impact the device threshold
voltage, the FET characteristics (n or p) are determined by the
Fig. 3. Output characteristics of a top-gated CNFET operating as an n-FET.
Fig. 4. Experimental setup used to measure the time-domain response of a
CNFET.
relative heights of the Schottky barrier for electron and hole in-
jection at the metal–CN interface [15]. The transformation of the
CNFET from a p-CNFET to an ambipolar CNFET suggests a
shift in the Fermi energy lineup at the source metal–CN interface
from near the valence band edge toward the mid-gap. Such a
Fermi-energy lineup results in near-symmetric Schottky barriers
for electron and hole injection, resulting in ambipolar behavior
and, in particular, for thin gate oxides in higher off state currents
due to thinning of the barriers at the source and drain contacts
[15]. The transformation of the CNFETs from p-type toward
n-type behavior likely occurs during the deposition of the gate
dielectric. Earlier studies involving back-gated CNFETs have
shown that p-type devices get converted to n-type devices by
annealing in vacuum, and subsequently revert first to ambipolar
and then back to p-type devices upon exposure to oxygen [16].
It has been suggested that the concentration of oxygen on the
surface determines the Schottky barrier height at the metal–CN
interface. While this observed conversion from n-type to am-
bipolar FET behavior did not affect the experimental approach
that we adopted for characterizing the ac performance of CN-
FETs, it confirms the importance of the Schottky barriers at the
contacts on the operation of CNFETs.
B. Pulsed Measurements
The measurement setup used for performing the time-domain
measurements is shown in Fig. 4. A pulse with a short rise time is
applied to the gate of the device through a high-bandwidth 50-
transmission line. The rise time of the resulting output pulse mea-
sured on an oscilloscope is a measure of the bandwidth of the
device. Owing to the low drive current in a CNFET, it is essen-
tial to optimize the input impedance of the measurement system
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Fig. 5. Measured drain pulse in response to a gate pulse with a rise time of
10 ns using the experimental setup shown in Fig. 4. Applied V = 1V, V =
0 V, and V = 1:5 V.
, as well as the load resistor in order to generate
an output signal that is above the noise threshold of the oscillo-
scope. is the input resistance of the oscilloscope and is
an added series resistance. If is too low, the apparent
“off” current overwhelms the signal due to the CNFET. Here, the
apparent “off” current refers to the current flowing through the
input impedance of the measurement apparatus with the CNFET
turned off, while the drain voltage remains on. The relative values
of and must also be adjusted to ensure a signal that
can be measured at the oscilloscope. In the measurement setup,
the drain is loaded with an k resistor to develop a
significant voltage swing of 10–20 mV. The 1-M oscilloscope
input raises the apparent “off” current to approximately 1 A,
thus, a 5-M series resistor is used to reduce this current. This
has the effect of attenuating the measured voltage swing, thus,
the net signal is a few millivolts.
During the pulsed measurements, the CNFETs are biased at
V, V, and the gate pulse amplitude
is varied from 1.5 to 2.5 V. For sufficiently large , the drain
current of the CNFET exceeds the apparent “off” current giving
rise to a measurable voltage pulse across the load resistor ,
as shown in Fig. 5. While the height of the voltage pulse mea-
sured across varies with varying , the rise time is
10 2 s (100-kHz bandwidth) independent of the ampli-
tude of . This represents the highest directly demonstrated
switching speed for a CNFET. The bandwidth of the measure-
ment system limits the rise time to 4 s. The somewhat larger
rise time of the CNFET is attributed to the RC constant asso-
ciated with the high on resistance of the CNFET and the
external capacitive load due to the cable and oscilloscope.
The pulse response of a conventional 150-GHz n-MOSFET for
comparable drive currents (and comparable ) attained by op-
erating the MOSFET in sub-threshold is shown in Fig. 5. The
nearly identical response of the MOSFET supports the idea that
the measured rise time of the output pulse generated by the
CNFET is limited by the combined effects of high and the
measurement setup.
IV. FREQUENCY-DOMAIN MEASUREMENTS
AC characterization of CNFETs at significantly higher fre-
quencies is possible with a spectrum analyzer if the crosstalk
between the gate and drain is sufficiently small. Fig. 6 shows
Fig. 6. Experimental setup used to measured the frequency response of
CNFETs.
the apparatus used to measure the frequency response of a
CNFET with a spectrum analyzer. DC biases of the CNFET
gate and drain were provided with bias networks from 10-kHz
to 10-GHz bandwidth. The gate was biased to operate at the
midpoint of the drain current output and a signal generator
was used to apply a large-signal sine wave. CNFET response
was observed as a single frequency on the spectrum analyzer.
The response of the device was measured as a function of
frequency by varying the input frequency. Since the crosstalk
signal increases with frequency, while the signal associated
with the CNFET remains constant or rolls off with frequency,
the measurement is ultimately limited by the ability to extract
the CNFET signal from the crosstalk. Since the crosstalk arises
primarily due to capacitive coupling, it is essential to minimize
the capacitive path between the gate and drain. For devices fab-
ricated on 100-nm SiO /p Si, there is a significant amount
of crosstalk between electrodes due to coupling through the
heavily doped Si substrate. The high level of crosstalk in these
samples makes it very difficult to accurately extract the signal
attributed to the CNFET.
In order to lower the crosstalk level, CNFETs were fabri-
cated on a quartz substrate. The excellent insulating proper-
ties of quartz effectively removes the component of crosstalk
arising from the coupling through the substrate and lowers the
overall crosstalk level. The CNFETs fabricated on quartz sub-
strates are enhancement mode devices exhibiting p-type charac-
teristics. Estimates of the crosstalk power with the CNFET
off and the total signal power measured at the spec-
trum analyzer with the CNFET on are shown in Fig. 7(a). The
calculations are based on the measured gate–drain capacitance,
an applied peak–peak gate voltage of 0.6 V, and a CNFET cur-
rent swing of 500 nA, consistent with the measured
curves. For low frequencies up to a few megahertz,
far exceeds ; however, as the input frequency increases,
and asymptotically approach each other. The
measured and for the CNFETs fabricated on
quartz are shown in Fig. 7(b). Measured on quartz is con-
sistent with theoretical predictions and is sufficiently small to
allow the extraction of the CNFET response by power subtrac-
tion up to approximately 100 MHz. Fig. 8 shows the extracted
CNFET signal versus frequency for two different drain biases.
The rms value measured by the spectrum analyzer was con-
verted to peak-to-peak voltage for the data presented in Figs. 8
and 9. The extracted value of the CNFET signal at low frequen-
cies is consistent with the measured dc characteristics;
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Fig. 7. (a) Calculated and (b) measured values of the crosstalk power P
and the total power P for CNFETs fabricated on quartz for V =
 1:2 V, V = 0:3 V, and V =  1 V.
Fig. 8. Extracted CNFET signal versus frequency for two different drain
biases. V =  1:2 V and V = 0:3 V.
Fig. 9. Extracted CNFET signal versus V for different input signal
frequencies V =  1:2 V and V = 0:3 V.
however, there is a distinct rolloff in the response versus fre-
quency. While a response was observed even at 100 MHz, the
extracted CNFET signal is reduced compared to its value at low
frequencies The observed rolloff is due to interference effects
arising from the phase difference between the capacitively cou-
pled crosstalk and drain current of the CNFET, and is consistent
with a flat current response in the frequency range measured.
Fig. 9 shows the extracted CNFET signal versus at 50 and
100 MHz. An increase in the extracted ac CNFET signal versus
is consistent with increasing with drain bias. Since
is independent of drain bias, this increase with drain bias con-
firms that the signal measured is due to the CNFET response at
100 MHz.
Thus, the ac performance of CNFETs has been studied using
time- and frequency-domain measurements. Time-domain
response is limited to 100 kHz by the RC time constant of the
measurement system. Frequency-domain measurements have
shown operation up to 100 MHz. This should be considered as
the lower bound for the frequency response of the CNFET.
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